



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/773,517	02/06/2004	Chia-Chu Kuo	021653-002700US	6555

20350 7590 09/09/2005

TOWNSEND AND TOWNSEND AND CREW, LLP
TWO EMBARCADERO CENTER
EIGHTH FLOOR
SAN FRANCISCO, CA 94111-3834

EXAMINER

TRINH, MICHAEL MANH

ART UNIT PAPER NUMBER

2822

DATE MAILED: 09/09/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

10/773,517

Applicant(s)

KUO, CHIA-CHU

Examiner

Michael Trinh

Art Unit

2822

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 06 February 2004.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-20 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-20 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

Art Unit: 2822

DETAILED ACTION

*** This office action is in response to filling of the application on June 06, 2004. Claims 1-20 are pending.

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(a) the invention was known or used by others in this country, or patented or described in a printed publication in this or a foreign country, before the invention thereof by the applicant for a patent.

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

(c) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.

2. Claims 7,9,10 are rejected under 35 U.S.C. 102(b) as being anticipated by Waugh (4,802,441).

Waugh teaches a method for annealing a semiconductor substrate, the method comprising: heating a semiconductor substrate (e.g. 44 in Fig 2, col 4, lines 4-22; Fig 5, col 6, line 57 through col 7) in a chamber; cooling the semiconductor substrate in the chamber (Fig 2, Fig 5); wherein the heating a semiconductor substrate includes raising a temperature of the semiconductor substrate from a first temperature value (i.e. temperature of the wafer before loading into the chamber) to a second temperature value (col 1, lines 25-45; col 6, line 57 through col 7; 1000 or 800 degrees centigrade); the cooling the semiconductor substrate includes lowering the temperature of the semiconductor substrate from the second temperature value to a third temperature value (col 1, lines 25-45; col 6, line 57 through col 7; 600 or 200 or 150 degree centigrade); the heating a semiconductor substrate includes absorbing an energy from at least one heat source 18 by the semiconductor substrate 44 (col 3, lines 18-34; Figs 1,2); the cooling the semiconductor substrate includes flowing a first gas 61,63 of N₂ in a vicinity of at least one wall of the chamber, flowing a second gas 61 in a vicinity of the at least one heat source 18 and flowing a third gas 63 in a vicinity of the semiconductor substrate 44 (Figs 1-2); a first temperature of the first gas is lower than the third temperature value; a second temperature of the second gas 61 is lower than the third temperature value; a third temperature of the third

Art Unit: 2822

gas 63 is lower than the third temperature value (Fig 1-2; col 4, lines 35-45; lines 4-68; col 7, lines 29-60; col 1, lines 25-45). Re claim 9, wherein the gases comprise nitrogen (N_2 at col 7, lines 29-60). Re claim 10, wherein the semiconductor substrate is maintained at the second temperature value e.g. at round 1000 degrees centigrade during gate oxide formation process (col 1, lines 25-45).

3. Claims 1,2,4-5,7,9-10,12,14 are rejected under 35 U.S.C. 102(b) as being anticipated by Kitamura (6,435,869).

Re claims 1,7,12, Kitamura teaches a method for annealing a semiconductor substrate, the method comprising: turning on at least one heat source 130 (Figs 1,2,9; col 5, line 45 through col 7); heating a semiconductor substrate W in a chamber; turning off the at least one heat source (Figs 1,2,9,21-24; col 17, lines 30-54); cooling the semiconductor substrate in the chamber; wherein the heating a semiconductor substrate includes raising a temperature of the semiconductor substrate from a first temperature value to a second temperature value; the cooling the semiconductor substrate (col 14, lines 46-68) includes lowering the temperature of the semiconductor substrate from the second temperature value to a third temperature value; the heating a semiconductor substrate includes absorbing an energy from the at least one heat source by the semiconductor substrate; the cooling the semiconductor substrate includes flowing a first gas of helium gas in a vicinity of the substrate W, wherein the gas is also flowed into at least one wall of the chamber (Figs 20-24; col 17, lines 30-48; col 13, lines 35-60; col 16, lines 25-35), flowing a second gas in a vicinity of the at least one heat source 130 (Figs 9,2-3; col 8, lines 49-65; col 6, lines 30-35), and flowing a third gas of helium gas in a vicinity of the semiconductor substrate W (Fig 24; col 17, lines 30-48); a first temperature of the first gas is lower than the second temperature value; a second temperature of the second gas is lower than the second temperature value; a third temperature of the third gas is lower than the second temperature value (col 16, line 14 through col 17, line 48). Re claim 2, wherein the first temperature, the second temperature, and the third temperature of the coolant gases, such as helium gas, each is lower than the third temperature value (col 16, line 14 through col 17, line 48; col 12, line 66 through col 13). Re claims 4,9,14, wherein the first gas, the second gas, and the third gas each comprise at least one selected from a group consisting of nitrogen and helium (col 13, lines 52-60 and

Art Unit: 2822

Figure 20). Re claims 5,10, wherein the method further comprises maintaining the temperature of the semiconductor substrate at the second temperature value for a time period (col 17, lines 30-47). Re further claim 12, wherein the heat source comprises at least one lamp 130 (Figs 8-9; col 8, lines 55-65)

Claim Rejections - 35 USC § 103

4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(f) or (g) prior art under 35 U.S.C. 103(a).

5. Claims 6,11,15-16,18-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kitamura (6,435,869) taken with Suzuki (2004/0009644).

Kitamura teaches a method for annealing a semiconductor substrate by rapid heating a semiconductor substrate with the lamps 130, and rapid cooling by using coolant gases as applied to claims 1,2,4-5,7,9-10,12,14 above. Re claim 16, wherein the first temperature, the second temperature, and the third temperature of the coolant gases, such as helium gas, each is lower than the third temperature value (col 16, line 14 through col 17, line 48; col 12, line 66 through col 13). Re claim 18, wherein the first gas, the second gas, and the third gas each comprise at least one selected from a group consisting of nitrogen and helium (col 13, lines 52-60 and Figure 20). Re claim 19, wherein the method further comprises maintaining the temperature of the semiconductor substrate at the second temperature value for a time period (col 17, lines 30-47).

Art Unit: 2822

Re claims 6,11,15, Kitamura also teaches (at col 1, lines 13-27) about annealing a semiconductor substrate, but lacks mentioning the semiconductor substrate comprises a source region and a drain region, the source region including a source LDD region, the drain region including a drain LDD region. Re claim 20, wherein the first temperature value equals to the third temperature value.

However, re claims 6,11,15, Suzuki teaches (at Figs 4D-4H; paragraphs 7-15) about annealing and cooling a semiconductor substrate, wherein the semiconductor substrate comprises a source region and a drain region, the source region including an extended source LDD region 8a (Figs 4D-4E), the drain region including an extended drain LDD region 8b (Figs 4D-4E; paragraph 9). Re claim 20, as shown in Figs 3 and 5, Suzuki also teaches to heat the semiconductor substrate from an initial first temperature value, and to cool down the semiconductor substrate back to about the same first initial temperature value as the third temperature value.

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to manufacture and anneal the semiconductor substrate of Kitamura to comprise a MOS semiconductor device having a source region and a drain region, the source region including a source LDD region, the drain region including a drain LDD region, as taught by Suzuki. This is because of the desirability to form a field effect semiconductor MOS transistor, through miniaturization, that can be operated at high speed with low power consumption, wherein the extended LDD source and drain regions also suppress short channel effect. Also, it would have been obvious to one of ordinary skill in the art at the time the invention was made to cool the semiconductor substrate of Kitamura back to the initial first temperature value as taught by Suzuki. This is because of the desirability to cool the semiconductor substrate to an initial temperature so that the substrate can be removed from the chamber into the fabrication areas.

Allowable Subject Matter

6. Claims 3,8,13,17 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Art Unit: 2822


None of the references of record, alone or in combination, do not anticipatively disclose each and every aspect of the claimed method, or fairly make a prima facie obvious case of the claimed method, in combination with other processing claimed limitations as recited in base claim, the inclusion of having the first temperature, the second temperature, and the third temperature each equals -10 degrees C, as in claims 3,8,17, and having the first temperature and the second temperature each equals -10 degrees C, as in claim 13.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Michael M. Trinh whose telephone number is (571) 272-1847. The examiner can normally be reached on M-F: 8:30 Am to 5:00 Pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Amir Zarabian can be reached on (571) 272-1852. The fax phone number is (571) 273-8300.

Any inquiry of a general nature or relating to the status of this application should be directed to the receptionist whose telephone number is (703) 308-0956.

Oacs-17



Michael Trinh
Primary Examiner